



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/598,514

01/29/2007

Chuen Khiang Wang

P26634

6698

7055 7590 05/26/2010  
GREENBLUM & BERNSTEIN, P.L.C.  
1950 ROLAND CLARKE PLACE  
RESTON, VA 20191

EXAMINER

AHMED, SELIM U

ART UNIT

PAPER NUMBER

2826

NOTIFICATION DATE

DELIVERY MODE

05/26/2010

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

gbpatent@gbpatent.com  
pto@gbpatent.com

<b>Office Action Summary</b>	<b>Application No.</b> 10/598,514	<b>Applicant(s)</b> WANG ET AL.	
	<b>Examiner</b> SELIM AHMED	<b>Art Unit</b> 2826	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 02/02/2010.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-31 is/are pending in the application.
- 4a) Of the above claim(s) 2-4, 14, 23, 24 and 26 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1, 5-13, 15-22, 25 and 27-31 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09/01/2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)         | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)         | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. Applicant's remark filed on 02/02/2010 is acknowledged. The rejected claims remain original as no amendment was made with the remark. Applicant's remarks/arguments have been fully considered but they are not persuasive. So, the rejection made on 11/02/2009 is repeated with clarifications and arguments made by applicant are rebutted under this office action.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 11-13, 15-22, 29, 30, 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Li (US 2004/0108581) in view of Isaak et al (US 2001/0035572, Isaak hereinafter).

With regard to claim 1, Li discloses a semiconductor package e.g. Figs. 1-9 comprising: a first substrate 10 having a die receiving area (area where die is attached), a first adhesive layer 35 (para[0038] of Li discloses dielectric material 35 may be formed from a flowable, curable polymer. Since polymeric material 35 stick between chip 28 and substrate 10, it is reasonable to say that layer 35 is an adhesive layer. Furthermore, it is known in the art that polymer having at least

Art Unit: 2826

some degrees of adhesive properties), a window opening 211 and a plurality of conductive traces (22a, 22b, 22c); a first semiconductor die 24, having an electrically active side (26) and an electrically inactive side (28), the electrically active side 26 being mounted to said first substrate 10 through the first adhesive 35 at the die receiving area, to electrically couple said first semiconductor die 24 to the plurality of conductive traces 22a, 22b, 22c (according to para[0041], pads (22a, 22b, 22c) of substrate 10 are connected to contact 27, conductive member i.e. 2<sup>nd</sup> substrate 40 and the 2<sup>nd</sup> contact 50) ; a second adhesive layer 37 having a first side attached to an electrically inactive side (28) of said first semiconductor die 24; a second substrate 40 having a die receiving area (area where 45 attached), and a side 56 with terminals (where bond wire contacts); a third adhesive layer 42 having a first side (side that faces 40) attached to the side of said second substrate 40 with the terminals (e.g. Fig. 7); a last semiconductor die 45, having an electrically active side 48 and an electrically inactive side 52, the electrically inactive side 52 being mounted to the second side of said third adhesive layer 42, and the electrically active side 48 being electrically coupled to said conductive traces 22a, 22b, 22c (para [0041]) of said first 10 or second substrate 40 directly or through a redistribution device; an encapsulant (abstract) to encapsulate said semiconductor dies and electrical coupling (Fig. 7); and signal interconnections 60a, 60b, 60c to transfer an electrical signal from said conductive traces 22a, 22b, 22c to an exterior of the package (Fig. 7).

As discussed above, Li's Figs. 1-7 discloses the limitations of claim 1 with the exception of the first substrate having a window opening. However, in Fig. 9 (different embodiment), Li discloses a substrate 210 having a window opening 211. As it is known in the art and shown by LI, electrical connection can be made between the chip and outer pad of the substrate through the window opening by electrical wire. Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to include a substrate with window opening as shown by Li for predictable results.

Furthermore, Li's Figs. 1-7 discloses all of the limitations of claim 1 but does not explicitly disclose the second substrate 40 having a plurality of conductive traces although a side with terminals (terminals that connect 22c through wire) is evident in Fig.7. In para[0039] of Li discloses, "...conductive member 40 may comprise a conductive plate, such as an aluminum plate. The conductive member 40 comprises any electrically conductive material." Para[0043] of Li discloses, "The substrate 10 may comprise one or more layers and may incorporate other features, such as traces or conductive planes. The pads and terminals carried by the substrate desirably comprise conductive materials commonly used to form electrical connections and used in making microelectronic elements and microelectronic components, such as copper and gold". Since Li discloses substrate 10 having traces or conductive plane, it would have been obvious to one having ordinary skill in the art at the time of the

Art Unit: 2826

invention to have conductive traces on the second substrate 40 for electrical connection. Furthermore, fig. 5, para [0040] of Issak disclose a substrate 26 having a plurality of conductive traces 40 a side with terminals 38. It would have been obvious to one having ordinary skill in the art at the time of the invention to substitute Li's substrate with Isaak's substrate having a plurality of conductive traces with a side with terminals for transmitting electrical signal within the conductive traces and external interconnection.

With regard to claim 11, e.g. Fig. 7 of Li discloses the semiconductor package according to claim 1, wherein the size of said first semiconductor die 24 may be smaller, equal to, or greater than the size of said last semiconductor die 45.

With regard to claim 12, e.g. Fig. 9 of Li discloses the semiconductor package according to claim 1, wherein the electrical coupling from said first semiconductor die to said first substrate is by wire bond 258.

With regard to claim 13, the claim does not distinguish over the Li reference regardless of the process used to electrical coupling from said first semiconductor die to said first substrate because only the final product is relevant, not the process of making such as "TAB method". Note that a "product by process claim" is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ

685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al., 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above case law makes clear. See also MPEP 706.03(e).

With regard to claim 15, e.g. Fig.7 of Li discloses the semiconductor package according to claim 1, wherein the first semiconductor die 25 is electrically coupled to the first substrate 10 by a flip chip method.

With regard to claim 16, Li in view of Issak discloses all of the limitations of claim 1 with the exception of wherein said last semiconductor die is electrically coupled to said second substrate by a flip chip method. However, according to Fig. 2 of Li, a first IC device is coupled to the substrate by a flip-chip method, which is well known in the art. So, similar to claim 15 rejection and Fig.2 of Li, it would have been obvious to one having ordinary skill in the art at the time of the invention to electrically couple the last semiconductor die to said second substrate by a flip chip method.

With regard to claim 17, in light of claim 16 rejection above, e.g. Fig. 7 of Li discloses the semiconductor package according to claim 1, wherein said last semiconductor die is stacked with an inactive side facing an inactive side of a flip chip semiconductor die on said second substrate.

With regard to claim 18, e.g. para[0039] of Li discloses the semiconductor package according to claim 1, wherein said second substrate is formed of any of the following materials including silicon, ceramic, laminate, aluminum, and any material that can be manufactured with a plurality of conductor traces.

With regard to claim 19, e.g. Fig. 5 of Li discloses the semiconductor package according to claim 1, wherein said second substrate 40 is formed of a thin laminate, a flexible circuit, or a lead- frame and processed to increase rigidity (Li is capable of meeting this functional limitation) for attachment and an electrical interconnection process.

With regard to claim 20, e.g. Fig. 7 of Li discloses the semiconductor package according to claim 1, wherein said second substrate 40 has terminals (where 58 connects) along its periphery allowing interconnects to convey electrical signals to and from said last semiconductor die 45 and said first substrate at any side of said last semiconductor die 45 (since chip 45 is



Art Unit: 2826

connected to 22b and 40 is connected 22c; and 22b & 22c are connected, electrical signal can be conveyed between 40 and 45).

With regard to claims 21 and 22, Li (in view of Isaak) discloses all of the limitations of claim 1 and Fig. 7 of Li further discloses said second substrate 40 having the terminals (that connect to 22c) positioned in optimum positions along its periphery (Fig. 7) such that wire bonding from the terminals to said first substrate allow shortest interconnection paths to the package external pins or from said first semiconductor die to the terminals (Fig. 7). Additionally, e.g. Figs. 2, 4, 5, para [0040] of Isaak further disclose a substrate 26 includes a plurality of conductive traces 40 having the terminals 38. It would have been obvious to one having ordinary skill in the art at the time of the invention to combine feature of Li's substrate with Isaak's substrate and results would have been predictable.

With regard to claim 29, e.g. abstract of Li discloses the semiconductor package according to claim 1, wherein said encapsulant is applied to the package to cure.

With regard to claim 30, e.g. Fig. 7, abstract of LI discloses the semiconductor package according to claim 1, wherein said encapsulant comprises a lid to cover said semiconductor die and electrical coupling.

With regard to claim 31, Li in view of Isaak discloses the semiconductor package according to claim 1, wherein all the adhesive layers can be pre-attached to a receiving area or to a matching side of a part to attach to the receiving area (Functional limitations "can be" not given significant patentable weight since all the adhesive layers can be pre-attached to a receiving area or to a matching side of a part to attach to the receiving area).

3. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Li in view of Isaak and further in view of Tao et al (US 6,118,176; Tao hereinafter).

With regard to claim 5, Li in view of Isaak discloses all of the limitations of claim 1 including said last semiconductor die 45 has a plurality of bond pads 50 (fig. 7), but with the exception of whereby said bond pads are not positioned near the periphery of said last semiconductor die, said bond pads being electrically relocated to the periphery of said last semiconductor die by a redistribution device. However, e.g. in Fig. 4 of Tao discloses said bond pads 407 are not positioned near the periphery of said last semiconductor die 401, said bond pads 407 being electrically relocated to the periphery of said last semiconductor die 401 by a redistribution device 406. It would have been obvious to one having ordinary skill in the art at the time of the invention to include redistribution devices of Tao within Li and Isaak's device and results would have been predictable i.e. reducing the risk of interference of the electrical connections.

4. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Li in view of Isaak in view of Tao and further in view of Yang et al (US 2004/0124539; Yang hereinafter).

With regard to claim 6, Li in view of Isaak further in view of Tao discloses all of the limitations of claim 5 as discussed above, furthermore Fig. 2, para[0004, 0005] of Yang discloses said redistribution device includes a wafer i.e. dummy chip redistribution layer 130. It would have been obvious to one having ordinary skill in the art at the time of the invention to include a wafer redistribution layer within Li's device and results would have been predictable i.e. electrical connection interface.

5. Claims 7-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Li in view of Isaak in view of Tao or Yang as applied to claim 5 or 6 respectively and further in view of Foster et al (US 6,603,072; Foster hereinafter).

With regard to claim 7 and 8, Li (in view of Isaak, Tao or Yang) discloses all of the limitations of claim 5 or 6 respectively with the exception of said redistribution device includes a metallic interposer with a plurality of conductive traces, attached to the active surface of the last semiconductor die with an adhesive, with a plurality of electrical couplings from the bond pads to the metallic interposer. However, Figs. 7, 8 of Foster disclose said redistribution

Art Unit: 2826

device 780 includes a metallic interposer 80 with a plurality of conductive traces 86. Furthermore, Fig. 4 of Tao discloses a plurality of conductive traces (col.4, lines 1-40) attached to the active surface of the last semiconductor die 401 with an adhesive (col.4, lines 1-40), with a plurality of electrical couplings 408 from the bond pads to the metallic interposer. It would have been obvious to one having ordinary skill in the art at the time of the invention to include metallic interposer as Foster discloses and attached to the active surface of the last semiconductor die with an adhesive, with a plurality of electrical couplings from the bond pads to the metallic interposer and include within Li's device and results would have been predictable i.e. reducing the risk of interference of the electrical connections.

With regard to claim 9 and 10, e.g. col.4, lines 1-40 of Tao discloses the semiconductor package according to claim 8, wherein said adhesive is an adhesive paste or coating or an adhesive film.

6. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Li in view of Isaak and further in view of Her et al (US 2002/0180023; Her hereinafter).

With regard to claim 25, Li in view of Issak discloses all of the limitations of claim 1 with the exception of the semiconductor device further comprising a spacer in the stacking of the semiconductor dies. However, in Fig. 4B of Her discloses the semiconductor device further comprising a spacer 420a in the

Art Unit: 2826

stacking of the semiconductor dies. It would have been obvious to one having ordinary skill in the art at the time of the invention to include a spacer in between dies to form stacked dies to separate the dies from each other.

7. Claims 27, 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Li in view of Isaak and further in view of Bolken et al (US 2004/0178482; Bolken hereinafter).

With regard to claim 27, or 28, Li in view of Isaak discloses all of the limitations of claim 1 with the exception of the semiconductor package wherein said encapsulant is a liquid encapsulant or wherein said encapsulant is a transfer molded molding compound respectively. However, e.g. claim 5, 7 of Bolken discloses all of the above specified limitations. It would have been obvious to one having ordinary skill in the art at the time of the invention to encapsulate the device of Li as disclosed by Bolken for protecting the device from outside environment.

***Response to Arguments***

8. Applicant's arguments with respect to claims 1, 5-13, 15-22, 25, 27-31 have been fully considered but they are not persuasive.

On page 4 of the remark filed on 02/02/2010 applicant argued, "Therefore, since the masses of bonding material 30 and the dielectric material 35 are not referred to in the LI publication as an adhesive layer, then the masses of bonding material 30 and the dielectric material 35 do not comprise an adhesive layer and cannot fairly be described as such. Thus, contrary to the Examiner's position, LI does not include a first adhesive layer 35. Accordingly, the LI device does not include a semiconductor package including, inter alia, a first substrate having a first adhesive layer, as set forth in claim 1".

Applicants above arguments have been fully considered but found not persuasive. It was noted from applicant's specification that applicant did not disclose any specific type of material of adhesive layer. According to chamber 21st century dictionary (2010 credo reference), adhesive is defined as, sticky; able to make things stick together; or any substance that is used to bond two surfaces together. So, any sticky layer or layer that able to make things stick together; or layer with any substance that is used to bond to surfaces together can be used to meet the claim limitation. As indicated in the rejection, para[0038] of Li discloses dielectric material 35 may be formed from a flowable, curable

Art Unit: 2826

polymer. Li's layer 35 is sticking between chip 28 and substrate 10. Furthermore, it is known in the art that polymer material having at least some degree of adhesive properties as it fills the space between chip and packaging substrate and sticks between chip and substrate after curing. For example, US 2003/0209801 discloses an underfill 167 polymer adhesive (para[0022]) that fills the space between die 160 and package substrate 170. Since polymeric material 35 stick between chip 28 and substrate 10, it is reasonable to say that 35 is an adhesive layer. It appears that Li's flowable dielectric material 35 is used as an underfill, sticking between chip 28 and substrate 10. The material 35 is only discontinuous in solder balls region but still forms a layer between the chip 24 and substrate 10 in remaining other region than the solder balls region. Additionally, in Fig.9 (different embodiment) of Li discloses a layer (non-labeled) between chip 124 and substrate 110. Since the (non-labeled) layer stick between the chip 124 and the substrate, it can be said as an adhesive layer as well. Lastly, the secondary Issak reference discloses an epoxy layer 126 between a chip 108 and flexible substrate 104 as well. The epoxy layer 126 acts as an adhesive layer. So, from above discussion, it is reasonable to say that Li's layer 35 between the substrate 10 and the chip 28 is an adhesive layer and epoxy layer 126 in secondary reference, Issak is also acting as an adhesive layer.

On page 4 of the remark, applicants further argued, "Further, the Examiner contends that it would have been obvious to substitute the window opening in the embodiment of figure 9 of LI for the substrate without a window opening in the embodiment of figures 1-8 to obtain predictable results. However, there is nothing in the cited prior art that would lead one of ordinary skill in the art to make this modification as suggested by the Examiner. In particular, the elements in combination do not merely perform the function that each element performs separately. In this regard, the LI publication teaches away from modifying the LI device of the embodiment of figures 1-8 to include the window opening of the embodiment of figure 9, since a window opening would not be effective in the embodiment of figures 1-8 of the LI device. Thus, the LI device also does not include a semiconductor package including, inter alia, a first substrate having die receiving area, a first adhesive area, a window opening, and a plurality of conductive traces, as set forth in claim 1."

Applicant's above arguments have been fully considered but found not persuasive. As can be seen from Figs. 8-9, leads 258 are connected to pad 122a of the substrate 210 through the window 211 reducing the length of the leads 258 and making the interconnection direct with the other side of the substrate 210. So, the substrate 210 with window 211 is advantageous in interconnecting leads 258 directly with other side of the substrate 210. Applicant arguments "the elements in combination do not merely perform the function that each element



performs separately” is rather conclusive that fails to provide specific evidence as to how or why each elements function differently. It is evident that the LI’s Figs. 8-9 discloses a substrate 210 with window 211 which do not have solder ball. Applicants fail to provide evidence as to how the substrate 210 with window 211 functions differently with having solder ball and how a window opening 211 would not be effective in the embodiment of figures 1-8 of the LI device. Also, there is no requirement that an "express, written motivation to combine must appear in prior art references before a finding of obviousness." See *Ruiz v. A.B. Chance Co.*, 357 F.3d 1270, 1276, 69 USPQ2d 1686, 1690 (Fed. Cir. 2004).

On page 5 of the remark, applicants argued, “Further, the Examiner contends that it would have been obvious to substitute the substrate having conductive traces and a side with terminals as taught by ISAAK et al. for the substrate of LI. However, there is nothing in the cited prior art that would lead one of ordinary skill in the art to make this modification. In particular, the elements in combination do not merely perform the function that each element performs separately. In other words, the substrate having conductive traces and a side with terminals do not merely perform the function that each element performs separately, but, rather, provide advantages and improvements over the prior art. Therefore, there is nothing in the cited prior art that would lead one of ordinary skill in the art to make the modification suggested by the Examiner in the rejection of claim 1 under 35 U.S.C. § 103(a) over LI in view of ISAAK et al.

Thus, the only reason to combine the teachings of LI and ISAAK et al. results from a review of Applicants' disclosure and the application of impermissible hindsight. Accordingly, the rejection of claim 1 under 35 U.S.C. § 103(a) over LI in view of ISAAK et al. is improper for all the above reasons and withdrawal thereof is respectfully requested".

Applicants above arguments have been fully considered but found not persuasive. As indicated in the rejection, in para[0039], Li discloses, "conductive member 40 may comprise a conductive plate, such as an aluminum plate. The conductive member 40 comprises any electrically conductive material". So, Li implied substrate 40 conductive traces. Also, para[0043] of Li discloses, "The substrate 10 may comprise one or more layers and may incorporate other features, such as traces or conductive planes. The pads and terminals carried by the substrate desirably comprise conductive materials commonly used to form electrical connections and used in making microelectronic elements and microelectronic components, such as copper and gold". It can be further noted that fig. 5, para [0040] of Issak disclose a substrate 26 having a plurality of conductive traces 40 a side with terminals 38. So, it is clear from Li and Issak reference that plurality of conductive traces and terminals on a substrate is not new and indeed basic elements for electrical interconnection. While Li's conductive plate or aluminum plate of substrate 40 can be construed as conductive traces; additionally, Issak explicitly discloses conductive traces 40

and terminals 38 on substrate 26. So, it would have been obvious to ordinary skill in the art at the time of the invention to have conductive traces on the second substrate 40 for electrical connection.

On page 8 of the remark, applicant argued, "...Applicants note that LI, ISAAK et al., and TAO et al. or YANG et al. fail to teach or suggest the subject matter claimed in claim 5 or 6, as described above. Further, FOSTER et al. fails to cure these deficiencies. Thus, even if the teachings of LI, ISAAK et al., TAO et al., or YANG et al., and FOSTER et al. were combined, as suggested by the Examiner, the claimed combination would not result. Moreover, there is nothing in the cited prior art that would lead one of ordinary skill in the art to make the modification suggested by the Examiner in the rejection of claims 7-10 under 35 U.S.C. § 103(a) over LI in view of ISAAK et al. and TAO et al., or YANG et al., and further in view of FOSTER et al. In this regard, the redistribution device comprising a metallic interposer does not merely perform the function that each element performs separately, but, rather, provides advantages and improvements over the prior art. Thus, the elements in combination do not merely perform the function that each element performs separately, and the only reason to combine the teachings of Li, ISAAK et al., TAO et al., or YANG et al., and FOSTER et al. results from a review of Applicants' disclosure and the application of impermissible hindsight. Accordingly, the rejection of claims 7-10 under 35 U.S.C. § 103(a) over LI in view of ISAAK et al. and TAO et al. or YANG

et al., and further in view of FOSTER et al. is improper for all the above reasons and withdrawal thereof is respectfully requested.”

Applicant's above arguments have been fully considered but found not persuasive. Applicant's above argument rather found to be conclusive, and fail to particularly point out specific as to why the combined Li, Issak, Tao, or Yang and Foster would not result the claimed invention. Applicant further argued that the examiner's conclusion of obviousness is based on improper hindsight reasoning. However, "[a]ny judgment on obviousness is in a sense necessarily a reconstruction based on hindsight reasoning, but so long as it takes into account only knowledge which was within the level of ordinary skill in the art at the time the claimed invention was made and does not include knowledge gleaned only from applicant's disclosure, such a reconstruction is proper." *In re McLaughlin* 443 F.2d 1392, 1395, 170 USPQ 209, 212 (CCPA 1971). As indicated in the rejections, each and every claimed element are disclosed by Li, Issak, Tao, or Yang and Foster and one of ordinary skill in the art would have reasonable success to combine them to come up with applicant's claimed invention. Applicant's argued that the combination of the references is "hindsight" as to "express" motivation to combine the references is lacking. However, there is no requirement that an "express, written motivation to combine must appear in prior art references before a finding of obviousness." See *Ruiz v. A.B. Chance Co.*, 357 F.3d 1270, 1276, 69 USPQ2d 1686, 1690 (Fed. Cir. 2004). \*\*>See MPEP §

Art Unit: 2826

2141 and § 2143 for guidance regarding establishment of a *prima facie* case of obviousness.

### **Conclusion**

9. **THIS ACTION IS MADE FINAL.** See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to SELIM AHMED whose telephone number is (571)270-5025. The examiner can normally be reached on 9:00 AM-6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sue Purvis can be reached on (571) 272-1236. The fax phone

Art Unit: 2826

number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/SA/

/Sue A. Purvis/  
Supervisory Patent Examiner, Art Unit 2826